DESAIN PERALATAN FUNGSI BINER 3 BIT UNTUK OPERASI PENJUMLAHAN DAN PENGURANGAN DENGAN MEMANFAATKAN PROGRAM VHDL
A, M. THANIF (2004) DESAIN PERALATAN FUNGSI BINER 3 BIT UNTUK OPERASI PENJUMLAHAN DAN PENGURANGAN DENGAN MEMANFAATKAN PROGRAM VHDL. Undergraduate thesis, Universitas Muhammadiyah Jember.
![[thumbnail of M. THANIF A.-01162041.pdf]](http://repository.unmuhjember.ac.id/style/images/fileicons/text.png "M. THANIF A.-01162041.pdf") |
Text
M. THANIF A.-01162041.pdf Restricted to Repository staff only Download (29MB) |
ContributionNama Dosen PembimbingNIDN/NIDKUNSPECIFIEDRUSGIANTO, RUSGIANTONIDN#UNSPECIFIEDSUPENO, BAMBANGNIDN#
Contribution
Nama Dosen Pembimbing
NIDN/NIDK
UNSPECIFIED
RUSGIANTO, RUSGIANTO
NIDN#
UNSPECIFIED
SUPENO, BAMBANG
NIDN#
| Item Type: | Thesis (Undergraduate) |
|---|---|
| Subjects: | 600 Technology and Applied Science > 620 Engineering |
| Divisions: | Faculty of Engineering > Department of Electrical Engineering (S1) |
| Depositing User: | Hendri UF | hendri@unmuhjember.ac.id |
| Date Deposited: | 12 Jan 2023 07:53 |
| Last Modified: | 12 Jan 2023 07:53 |
| URI: | http://repository.unmuhjember.ac.id/id/eprint/15936 |
Actions (login required)
 |
View Item |
